

Hybrid-JIT: Hardware accelerated JIT Compilation for Embedded VLIW Processors

Rokicki Simon – Erven Rohou – Steven Derrien

Irisa

Inria

Irisa

Embedded Systems




High constraints in

- Power consumption
- Production cost
- Performance




VLIW vs Superscalar OoO

Superscalar OoO processor




VLIW processor








ARM big.LITTLE




Heterogeneous Multicore VLIW




Heterogeneous Multicore VLIW



Heterogeneous Multicore VLIW




Heterogeneous Multicore VLIW



Outline

- **Hybrid-JIT Compiler**
 - **Hybrid-JIT platform**
 - **Hardware scheduler**
 - **Custom bytecode**
- Experimental Study
- Conclusion

Hybrid-JIT platform





Hardware Development

```

adx = 0
while (1){
  X[adx] = read_fifo();
  y = 0; i = 0;
  adx = adx + 1 % 8;
  while (i<16){
    y = y + X[adx]*C[i];
    adx = adx + 1 % 8;
    i++;
  }
  write_fifo(y);
}



```



Over 700 lines of VHDL !


Hardware Development

- High-Level Synthesis




5x productivity vs. VHDL

Hardware scheduler



Custom Bytecode




Outline

- Hybrid-JIT Compiler
- **Experimental Study**
 - **Speed-up**
 - **Energy Improvement**
 - **Hardware reconfiguration**
- Conclusion


Experimental Study

- Hybrid-JIT platform on FPGA (speed-up):
 - JIT processor : Nios II
 - Altera DE2 115
 - 50 MHz
- Hybrid-JIT platform on ASIC (Energy Consumption + Area):
 - Compiled with design compiler
 - Simulated with ModelSim
 - 250 MHz


Speed-up





JIT Cost per Bytecode Instruction





Energy Efficiency




Hardware reconfiguration



Hardware reconfiguration



Area



Outline

- Hybrid-JIT Compiler
- Experimental Study
- **Conclusion**

Conclusion

- Hybrid-JIT platform
 - Hardware scheduler
 - Custom bytecode
 - Important speed-up and energy improvement
 - Area overhead
- Future work
 - Register allocation
 - Modeling a manycore system based on VLIW
 - More complex architectures (CGRA)